Sciweavers

850 search results - page 110 / 170
» Using Machine Learning to Guide Architecture Simulation
Sort
View
EDUTAINMENT
2007
Springer
14 years 2 months ago
Teaching Structured Development of Virtual Reality Systems Using P-VoT
Learning to build and test virtual reality (VR) systems is difficult due to the many required knowledge (e.g. computer graphics, sound processing, simulation, interaction, etc.) an...
Jinseok Seo, Gerard Jounghyun Kim
CASES
2006
ACM
14 years 2 months ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
14 years 5 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...
SIGCOMM
1999
ACM
14 years 11 days ago
An Integrated Congestion Management Architecture for Internet Hosts
This paper presents a novel framework for managing network congestion from an end-to-end perspective. Our work is motivated by several trends in traffic patterns that threaten th...
Hari Balakrishnan, Hariharan Shankar Rahul, Sriniv...
CORR
2006
Springer
111views Education» more  CORR 2006»
13 years 8 months ago
An associative memory for the on-line recognition and prediction of temporal sequences
This paper presents the design of an associative memory with feedback that is capable of on-line temporal sequence learning. A framework for on-line sequence learning has been prop...
Joy Bose, Stephen B. Furber, Jonathan L. Shapiro