Sciweavers

466 search results - page 58 / 94
» Using Queue Time Predictions for Processor Allocation
Sort
View
SIGMETRICS
2005
ACM
150views Hardware» more  SIGMETRICS 2005»
14 years 1 months ago
An analytical model for multi-tier internet services and its applications
- Since many Web applications employ a multi-tier architecture, in this paper, we focus on the problem of analytically modeling the behavior of such applications. We present a mode...
Bhuvan Urgaonkar, Giovanni Pacifici, Prashant J. S...
CODES
2007
IEEE
14 years 2 months ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
PPOPP
2009
ACM
14 years 8 months ago
Application-aware management of parallel simulation collections
This paper presents a system deployed on parallel clusters to manage a collection of parallel simulations that make up a computational study. It explores how such a system can ext...
Siu Yau, Vijay Karamcheti, Denis Zorin, Kostadin D...
RTCSA
2005
IEEE
14 years 1 months ago
Fine-Grained Task Reweighting on Multiprocessors
We consider the problem of task reweighting in fair-scheduled multiprocessor systems wherein each task’s processor share is specified as a weight. When a task is reweighted, a ...
Aaron Block, James H. Anderson, Gary Bishop
ISCA
2002
IEEE
93views Hardware» more  ISCA 2002»
14 years 17 days ago
Transient-Fault Recovery Using Simultaneous Multithreading
We propose a scheme for transient-fault recovery called Simultaneously and Redundantly Threaded processors with Recovery (SRTR) that enhances a previously proposed scheme for tran...
T. N. Vijaykumar, Irith Pomeranz, Karl Cheng