496 search results - page 50 / 100 » Using the Temporal Logic RDL for Design Specifications |
117
click to vote
IWFM
2003
15 years 5 months ago
2003
This paper describes the derivation of a program for the propagation of information over a network, with acknowledgement (feedback) when the computation is complete. The derivatio...
135
click to vote
FPGA
2004
ACM
15 years 7 months ago
2004
ACM
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
133
click to vote
DAC
1994
ACM
15 years 8 months ago
1994
ACM
Abstract - We address the problem of automatically verifying large digital designs at the logic level, against high-level specifications. In this paper, we present a methodology wh...
143
click to vote
CAISE
2010
Springer
14 years 10 months ago
2010
Springer
Abstract. Formal specification and operational support of time constraints constitute fundamental challenges for any process-aware information system. Although temporal constraints...
131
click to vote
VLSID
2007
IEEE
16 years 4 months ago
2007
IEEE
Boolean Satisfiability is seeing increasing use as a decision procedure in Electronic Design Automation (EDA) and other domains. Most applications encode their domain specific cons...