Sciweavers

3 search results - page 1 / 1
» VEBoC: Variation and error-aware design for billions of devi...
Sort
View
ASPDAC
2008
ACM
70views Hardware» more  ASPDAC 2008»
13 years 9 months ago
VEBoC: Variation and error-aware design for billions of devices on a chip
Shoaib Akram, Scott Cromar, Gregory Lucas, Alexand...
FTEDA
2007
78views more  FTEDA 2007»
13 years 7 months ago
Design Automation of Real-Life Asynchronous Devices and Systems
The number of gates on a chip is quickly growing toward and beyond the one billion mark. Keeping all the gates running at the beat of a single or a few rationally related clocks i...
Alexander Taubin, Jordi Cortadella, Luciano Lavagn...
DSN
2011
IEEE
12 years 7 months ago
LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory
Phase change memory (PCM) has emerged as a promising technology for main memory due to many advan­ tages, such as better scalability, non-volatility and fast read access. However,...
Lei Jiang, Yu Du, Youtao Zhang, Bruce R. Childers,...