Sciweavers

598 search results - page 19 / 120
» VLSI Implementation of Neural Networks
Sort
View
IWANN
1997
Springer
13 years 11 months ago
A Fast Kohonen Net Implementation for Spert-II
We present an implementation of Kohonen Self-Organizing Feature Maps for the Spert-II vector microprocessor system. The implementation supports arbitrary neural map topologies and ...
Krste Asanovic
ISCAS
2006
IEEE
120views Hardware» more  ISCAS 2006»
14 years 1 months ago
Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing
— This paper describes a new architecture for a cellular processor array integrated circuit, which operates in both discreteand continuous-time domains. Asynchronous propagation ...
Alexey Lopich, Piotr Dudek
ICONIP
1998
13 years 9 months ago
A Web Oriented Recurrent Neural Network Simulator
YANNS (Yet Another Neural Network Simulator) is a new object-oriented neural network simulator for feedforward networks as well as general recurrent networks. The goal of this pro...
Romuald Boné, Michel Crucianu, Pascal Makri...
ICASSP
2011
IEEE
12 years 11 months ago
Design and implementation of cubic spline interpolation for spike sorting microsystems
Abstract—Accurate spike sorting is important for neuroscientific and neuroprosthetic applications. The sorting of spikes depends on the features extracted from the neural wavefo...
Tung-Chien Chen, Yun-Yu Chen, Tsung-Chuan Ma, Lian...
IJCNN
2007
IEEE
14 years 1 months ago
Compact hardware for real-time speech recognition using a Liquid State Machine
Abstract— Hardware implementations of Spiking Neural Networks are numerous because they are well suited for implementation in digital and analog hardware, and outperform classic ...
Benjamin Schrauwen, Michiel D'Haene, David Verstra...