Sciweavers

598 search results - page 77 / 120
» VLSI Implementation of Neural Networks
Sort
View
FCCM
2004
IEEE
141views VLSI» more  FCCM 2004»
13 years 11 months ago
Deep Packet Filter with Dedicated Logic and Read Only Memories
Searching for multiple string patterns in a stream of data is a computationally expensive task. The speed of the search pattern module determines the overall performance of deep p...
Young H. Cho, William H. Mangione-Smith
CCGRID
2006
IEEE
14 years 1 months ago
Network Bandwidth Predictor (NBP): A System for Online Network performance Forecasting
The applicability of network-based computing depends on the availability of the underlying network bandwidth. However, network resources are shared and the available network bandw...
Alaknantha Eswaradass, Xian-He Sun, Ming Wu
ICANN
2005
Springer
14 years 1 months ago
Balancing Guidance Range and Strength Optimizes Self-organization by Silicon Growth Cones
Abstract. We characterize the first hardware implementation of a selforganizing map algorithm based on axon migration. A population of silicon growth cones automatically wires a t...
Brian Taba, Kwabena Boahen
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
14 years 8 months ago
A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks
The two dominant architectural choices for implementing efficient communication fabrics for SoC's have been transaction-based buses and packet-based Networks-onChip (NoC). Bo...
Thomas D. Richardson, Chrysostomos Nicopoulos, Don...
NETWORKING
2010
13 years 9 months ago
Synapse: A Scalable Protocol for Interconnecting Heterogeneous Overlay Networks
This paper presents Synapse, a scalable protocol for information retrieval over the inter-connection of heterogeneous overlay networks. Applications on top of Synapse see those int...
Luigi Liquori, Cédric Tedeschi, Laurent Van...