Sciweavers

598 search results - page 91 / 120
» VLSI Implementation of Neural Networks
Sort
View
ISCAS
2006
IEEE
111views Hardware» more  ISCAS 2006»
14 years 1 months ago
CMOS analog iterative decoders using margin propagation circuits
Abstract- Analog iterative decoders offer several advantages over their digital counterparts in terms of speed and power -A- log-MAP consumption. The current state of art CMOS anal...
S. Chakrabartty
FCCM
2009
IEEE
171views VLSI» more  FCCM 2009»
14 years 2 months ago
Accelerating SPICE Model-Evaluation using FPGAs
—Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SP...
Nachiket Kapre, André DeHon
ICTAI
2005
IEEE
14 years 1 months ago
Motion Prediction in a High-Speed, Dynamic Environment
The immanent existence of system latency greatly affects the control behavior of a closed-loop system. In order to reduce the influence induced by latency, this paper proposes a ...
Yu Sheng, Yonghai Wu
IJCNN
2008
IEEE
14 years 2 months ago
Knowledge representation and acquisition for large-scale semantic memory
Abstract—Acquisition and representation of semantic concepts is a necessary requirement for the understanding of natural languages by cognitive systems. Word games provide an int...
Julian Szymanski, Wlodzislaw Duch
IJCNN
2006
IEEE
14 years 1 months ago
A Connectionist Approach to Speech Understanding
— This paper argues that connectionist systems are a good approach to implement a speech understanding computational model. In this direction, we propose SUM, a Speech Understand...
Daniel Nehme Müller, Mozart Lemos de Siqueira...