Sciweavers

392 search results - page 20 / 79
» Vector Processing Support for FPGA-Oriented High Performance...
Sort
View
ASPLOS
2000
ACM
13 years 11 months ago
Evaluating Design Alternatives for Reliable Communication on High-Speed Networks
We systematically evaluate the performance of five implementations of a single, user-level communication interface. Each implementation makes different architectural assumptions ...
Raoul Bhoedjang, Kees Verstoep, Tim Rühl, Hen...
IMS
2000
123views Hardware» more  IMS 2000»
13 years 11 months ago
Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler
Many architectural ideas that appear to be useful from a hardware standpoint fail to achieve wide acceptance due to lack of compiler support. In this paper we explore the design of...
David Judd, Katherine A. Yelick, Christoforos E. K...
TRECVID
2007
13 years 8 months ago
TRECVID 2007 High Level Feature Extraction experiments at JOANNEUM RESEARCH
This paper describes our experiments for the high level feature extraction task in TRECVid 2007. We submitted the following five runs: • A jr1 1: Baseline run using early fusio...
Roland Mörzinger, Georg Thallinger
SIPS
2008
IEEE
14 years 1 months ago
The support of software design patterns for streaming RPC on embedded multicore processors
The development of embedded system has been toward the multicore architectures in the recent years. It raises concerns in the community of supporting programming models and langua...
Kun-Yuan Hsieh, Yen-Chih Liu, Chi-Hua Lai, Jenq Ku...
KAIS
2008
112views more  KAIS 2008»
13 years 7 months ago
A hybrid aggregation and compression technique for road network databases
Abstract Vector data and in particular road networks are being queried, hosted and processed in many application domains such as in mobile computing. Many client systems such as PD...
Ali Khoshgozaran, Ali Khodaei, Mehdi Sharifzadeh, ...