Sciweavers

115 search results - page 4 / 23
» Verification of Good Design Style of UML Models
Sort
View
TOSEM
2002
118views more  TOSEM 2002»
13 years 7 months ago
Modeling software architectures in the Unified Modeling Language
Abstract. The Unified Modeling Language (UML) is a family of design notations that is rapidly becoming a de facto standard software design language. UML provides a variety of usefu...
Nenad Medvidovic, David S. Rosenblum, David F. Red...
COMPSAC
2003
IEEE
14 years 25 days ago
A Graph Grammar Approach to Software Architecture Verification and Transformation
Software architecture and design are usually modeled and represented by informal diagrams, such as architecture diagrams and UML diagrams. While these graphic notations are easy t...
Jun Kong, Kang Zhang, Jing Dong, Guang-Lei Song
FMCAD
2006
Springer
13 years 11 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
IEEESCC
2006
IEEE
14 years 1 months ago
Modeling Non-Functional Aspects in Service Oriented Architecture
Service Oriented Architecture (SOA) is an architectural style to reuse and integrate subsystems in existing systems for designing new applications. Each application is designed in...
Hiroshi Wada, Junichi Suzuki, Katsuya Oba
AOSD
2009
ACM
14 years 2 months ago
Modelling hardware verification concerns specified in the e language: an experience report
e is an aspect-oriented hardware verification language that is widely used to verify the design of electronic circuits through the development and execution of testbenches. In rec...
Darren Galpin, Cormac Driver, Siobhán Clark...