6 search results - page 2 / 2 » Verification of Pipelined Microprocessors by Comparing Memor... |
DSD
2004
IEEE
13 years 10 months ago
2004
IEEE
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...