Sciweavers

584 search results - page 57 / 117
» Verification-Aware Microprocessor Design
Sort
View
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
13 years 12 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
EH
2004
IEEE
117views Hardware» more  EH 2004»
13 years 11 months ago
Multi-objective Optimization of a Parameterized VLIW Architecture
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
PARELEC
2000
IEEE
13 years 11 months ago
Parallel Computing Environments and Methods
Recent advances in high-speed networks, rapid improvements in microprocessor design, and availability of highly performing clustering software implementations enables cost-effecti...
Ghassan Fadlallah, Michel Lavoie, Louis-A. Dessain...
AAAI
1997
13 years 9 months ago
Attitude and Position Control Using Real-Time Color Tracking
A variety of sensors and positioning methods have been developed over the years. Most methods rely on active sensors (such as sonars or lasers) which have range and power restrict...
David P. Miller, Anne Wright, Randy Sargent, Rob C...
DAC
2010
ACM
13 years 8 months ago
RAMP gold: an FPGA-based architecture simulator for multiprocessors
We present RAMP Gold, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. The RAMP Gold prototype is a high-throu...
Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yun...