Sciweavers

932 search results - page 11 / 187
» Verifying Progress in Timed Systems
Sort
View
LICS
1993
IEEE
13 years 11 months ago
Verifying Programs with Unreliable Channels
We consider the veri cation of a particular class of in nite-state systems, namely systems consisting of nite-state processes that communicate via unbounded lossy FIFO channels. T...
Parosh Aziz Abdulla, Bengt Jonsson
ECBS
2009
IEEE
113views Hardware» more  ECBS 2009»
14 years 2 months ago
Modeling and Analysis of Probabilistic Timed Systems
Probabilistic models are useful for analyzing systems which operate under the presence of uncertainty. In this paper, we present a technique for verifying safety and liveness prop...
Abhishek Dubey, Derek Riley, Sherif Abdelwahed, Te...
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
14 years 1 days ago
Verifying UML/OCL models using Boolean satisfiability
Abstract--Nowadays, modeling languages like UML are essential in the design of complex software systems and also start to enter the domain of hardware and hardware/software codesig...
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Mart...
WSC
2008
13 years 10 months ago
The APIOBPCS Deziel and Eilon parameter configuration in supply chain under progressive information sharing strategies
The aim of this paper is to investigate how different smoothing parameter levels of the Automatic Pipeline Inventory and Order Based Production Control System smoothing replenishm...
Salvatore Cannella, Elena Ciancimino
ICDE
2010
IEEE
231views Database» more  ICDE 2010»
14 years 2 months ago
Estimating the progress of MapReduce pipelines
Abstract— In parallel query-processing environments, accurate, time-oriented progress indicators could provide much utility given that inter- and intra-query execution times can ...
Kristi Morton, Abram Friesen, Magdalena Balazinska...