Sciweavers

1093 search results - page 6 / 219
» Verifying VLSI Circuits
Sort
View
GLVLSI
1998
IEEE
132views VLSI» more  GLVLSI 1998»
13 years 11 months ago
IDD Waveforms Analysis for Testing of Domino and Low Voltage Static CMOS Circuits
Hendrawan Soeleman, Dinesh Somasekhar, Kaushik Roy
DFT
1993
IEEE
93views VLSI» more  DFT 1993»
13 years 11 months ago
Neural Networks for Multiple Fault Diagnosis in Analog Circuits
Alessandra Fanni, Alessandro Giua, Enrico Sandoli
GLVLSI
1995
IEEE
118views VLSI» more  GLVLSI 1995»
13 years 11 months ago
A new look at the conditions for the synthesis of speed-independent circuits
Enric Pastor, Jordi Cortadella, Oriol Roig
VLSID
2002
IEEE
116views VLSI» more  VLSID 2002»
14 years 7 months ago
Register Transfer Operation Analysis during Data Path Verification
A control part ? data path partition based sequential circuit verification scheme aimed at avoiding state explosion comprises two major modules namely, a data path verifier and a ...
D. Sarkar
GLVLSI
2006
IEEE
145views VLSI» more  GLVLSI 2006»
14 years 1 months ago
Leakage current starved domino logic
A new circuit technique based on a single PMOS sleep transistor and a dual threshold voltage CMOS technology is proposed in this paper for simultaneously reducing subthreshold and...
Zhiyu Liu, Volkan Kursun