Sciweavers

1508 search results - page 221 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
ICDCSW
2009
IEEE
14 years 3 months ago
A Dynamic Battery Model for Co-design in Cyber-Physical Systems
We introduce a dynamic battery model that describes the variations of the capacity of a battery under time varying discharge current. This model supports a co-design approach for ...
Fumin Zhang, Zhenwu Shi, Wayne Wolf
SBCCI
2005
ACM
185views VLSI» more  SBCCI 2005»
14 years 2 months ago
Automatic generation of test sets for SBST of microprocessor IP cores
Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Cur...
Ernesto Sánchez, Matteo Sonza Reorda, Giova...
IPPS
1998
IEEE
14 years 1 months ago
COMPaS: A Pentium Pro PC-based SMP Cluster and Its Experience
We have built an eight node SMP cluster called COMPaS (Cluster Of Multi-Processor Systems), each node of which is a quadprocessor Pentium Pro PC. We have designed and implemented a...
Yoshio Tanaka, Motohiko Matsuda, Makoto Ando, Kazu...
MICRO
1994
IEEE
123views Hardware» more  MICRO 1994»
14 years 1 months ago
The effects of predicated execution on branch prediction
High performance architectures have always had to deal with the performance-limiting impact of branch operations. Microprocessor designs are going to have to deal with this proble...
Gary S. Tyson
PAMI
2008
166views more  PAMI 2008»
13 years 9 months ago
Robust Real-Time Pattern Matching Using Bayesian Sequential Hypothesis Testing
This paper describes a method for robust real time pattern matching. We first introduce a family of image distance measures, the "Image Hamming Distance Family". Members ...
Ofir Pele, Michael Werman