1508 search results - page 239 / 302 » Versatile Processor Design for Efficiency and High Performan... |
HPDC
2010
IEEE
13 years 10 months ago
2010
IEEE
We introduce LogGOPSim--a fast simulation framework for parallel algorithms at large-scale. LogGOPSim utilizes a slightly extended version of the well-known LogGPS model in combin...
TSP
2008
13 years 8 months ago
2008
An array-based algorithm for multichannel lattice filtering is proposed. The filter is formed by a set of units that are adapted locally and concurrently using recursions that clos...
ISCA
2012
IEEE
11 years 11 months ago
2012
IEEE
To increase datacenter energy efficiency, we need memory systems that keep pace with processor efficiency gains. Currently, servers use DDR3 memory, which is designed for high b...
ICCD
2006
IEEE
14 years 5 months ago
2006
IEEE
This paper presents a new scheduling technique to improve the speed, power, and scalability of a dynamic scheduler. In a high-performance superscalar processor, the instruction sc...
ICCD
2006
IEEE
14 years 5 months ago
2006
IEEE
The placement of on-die decoupling capacitors (decap) between the power and ground supply grids has become a common practice in high performance processor designs. In this paper, ...