Sciweavers

138 search results - page 15 / 28
» Very Compact FPGA Implementation of the AES Algorithm
Sort
View
CHES
2010
Springer
210views Cryptology» more  CHES 2010»
13 years 8 months ago
Flash Memory 'Bumping' Attacks
This paper introduces a new class of optical fault injection attacks called bumping attacks. These attacks are aimed at data extraction from secure embedded memory, which usually s...
Sergei Skorobogatov
ICPR
2008
IEEE
14 years 1 months ago
Real-time accurate optical flow-based motion sensor
An accurate real-time motion sensor implemented in an FPGA is introduced in this paper. This sensor applies an optical flow algorithm based on ridge regression to solve the collin...
Zhaoyi Wei, Dah-Jye Lee, Brent E. Nelson, James K....
CVPR
2005
IEEE
14 years 9 months ago
A Generative Model of Human Hair for Hair Sketching
Human hair is a very complex visual pattern whose representation is rarely studied in the vision literature despite its important role in human recognition. In this paper, we prop...
Hong Chen, Song Chun Zhu
DAGSTUHL
2007
13 years 8 months ago
Parallelism through Digital Circuit Design
Abstract. Two ways to exploit chips with a very large number of transistors are multicore processors and programmable logic chips. Some data parallel algorithms can be executed eï¬...
John O'Donnell
ARC
2008
Springer
104views Hardware» more  ARC 2008»
13 years 9 months ago
PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications
Abstract. In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications....
Frank Hannig, Holger Ruckdeschel, Hritam Dutta, J&...