Sciweavers

2811 search results - page 61 / 563
» Virtue: Performance Visualization of Parallel and Distribute...
Sort
View
PC
2008
142views Management» more  PC 2008»
13 years 8 months ago
Performance analysis challenges and framework for high-performance reconfigurable computing
Reconfigurable computing (RC) applications employing both microprocessors and FPGAs have potential for large speedup when compared with traditional (software) parallel application...
Seth Koehler, John Curreri, Alan D. George
PDCAT
2007
Springer
14 years 2 months ago
Realistic Evaluation of Interconnection Network Performance at High Loads
Any simulation-based evaluation of an interconnection network proposal requires a good characterization of the workload. Synthetic traffic patterns based on independent traffic so...
Francisco Javier Ridruejo Perez, Javier Navaridas,...
PPOPP
2003
ACM
14 years 2 months ago
Using generative design patterns to generate parallel code for a distributed memory environment
A design pattern is a mechanism for encapsulating the knowledge of experienced designers into a re-usable artifact. Parallel design patterns reflect commonly occurring parallel co...
Kai Tan, Duane Szafron, Jonathan Schaeffer, John A...
IPPS
2000
IEEE
14 years 1 months ago
MAJC-5200: A High Performance Microprocessor for Multimedia Computing
The newly introduced Microprocessor Architecture for Java Computing MAJC supports parallelism in a hierarchy of levels: multiprocessors on chip,vertical micro threading, instruct...
Subramania Sudharsanan
CCGRID
2002
IEEE
14 years 1 months ago
Using TOP-C and AMPIC to Port Large Parallel Applications to the Computational Grid
Porting large applications to distributed computing platforms is a challenging task from a software engineering perspective. The Computational Grid has gained tremendous popularit...
Gene Cooperman, Henri Casanova, Jim Hayes, Thomas ...