Sciweavers

86 search results - page 13 / 18
» WISE: Automated test generation for worst-case complexity
Sort
View
ITC
2002
IEEE
81views Hardware» more  ITC 2002»
14 years 16 days ago
Design Rewiring Using ATPG
—Logic optimization is the step of the very large scale integration (VLSI) design cycle where the designer performs modifications on a design to satisfy different constraints suc...
Andreas G. Veneris, Magdy S. Abadir, Mandana Amiri
EDBT
2010
ACM
136views Database» more  EDBT 2010»
14 years 22 days ago
Minimizing database repros using language grammars
Database engines and database-centric applications have become complex software systems. Ensuring bug-free database services is therefore a very difficult task. Whenever possible...
Nicolas Bruno
ATS
1997
IEEE
87views Hardware» more  ATS 1997»
13 years 12 months ago
A Genetic Algorithm for the Computation of Initialization Sequences for Synchronous Sequential Circuits
Testing circuits which do not include a global reset signal requires either complex ATPG algorithms based on 9- or even 256-valued algebras, or some suitable method to generate in...
Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,...
AEI
1999
134views more  AEI 1999»
13 years 7 months ago
Automatic design synthesis with artificial intelligence techniques
Design synthesis represents a highly complex task in the field of industrial design. The main difficulty in automating it is the definition of the design and performance spaces, i...
Francisco J. Vico, Francisco J. Veredas, Jos&eacut...
ICLP
2009
Springer
14 years 8 months ago
Preprocessing for Optimization of Probabilistic-Logic Models for Sequence Analysis
Abstract. A class of probabilistic-logic models is considered, which increases the expressibility from HMM's and SCFG's regular and contextfree languages to, in principle...
Henning Christiansen, Ole Torp Lassen