Sciweavers

338 search results - page 36 / 68
» What is Input Output Logic
Sort
View
ICAC
2005
IEEE
14 years 4 months ago
Dynamic Black-Box Performance Model Estimation for Self-Tuning Regulators
Methods for automatically managing the performance of computing services must estimate a performance model of that service. This paper explores properties that are necessary for p...
Magnus Karlsson, Michele Covell
BMCBI
2008
122views more  BMCBI 2008»
13 years 11 months ago
High-throughput bioinformatics with the Cyrille2 pipeline system
Background: Modern omics research involves the application of high-throughput technologies that generate vast volumes of data. These data need to be pre-processed, analyzed and in...
Mark W. E. J. Fiers, Ate van der Burgt, Erwin Date...
ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
14 years 3 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick
PRDC
2008
IEEE
14 years 5 months ago
Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy
Reliability has become a serious concern as systems embrace nanometer technologies. In this paper, we propose a novel approach for organizing redundancy that provides high degree ...
Viswanathan Subramanian, Arun K. Somani
VLSID
2002
IEEE
100views VLSI» more  VLSID 2002»
14 years 3 months ago
Layout-Driven Timing Optimization by Generalized De Morgan Transform
We propose a timing-oriented logic optimization technique called Generalized De Morgan (GDM) transform, that integrates gate resizing, net buffering and De Morgan transformation. ...
Supratik Chakraborty, Rajeev Murgai