Sciweavers

564 search results - page 35 / 113
» Wireplanning in logic synthesis
Sort
View
ISMVL
1999
IEEE
72views Hardware» more  ISMVL 1999»
14 years 22 days ago
Information Relationships and Measures in Application to Logic Design
In this paper, the theory of information relationships and relationship measures is considered and its application to logic design is discussed. This theory makes operational the ...
Lech Józwiak
GLVLSI
2000
IEEE
85views VLSI» more  GLVLSI 2000»
14 years 26 days ago
Fast and accurate estimation of floorplans in logic/high-level synthesis
In many applications such as high-level synthesis (HLS) and logic synthesis and possibly engineering change order (ECO) we would like to get fast and accurate estimations of diffe...
Kia Bazargan, Abhishek Ranjan, Majid Sarrafzadeh
ENTCS
2010
120views more  ENTCS 2010»
13 years 8 months ago
Simulation and Synthesis of Deduction Calculi
This paper gives an overview of two methods for automatically or semi-automatically generating deduction calculi from the semantic specification of a logic. One approach is based ...
Renate A. Schmidt
CORR
2008
Springer
142views Education» more  CORR 2008»
13 years 8 months ago
Declarative Combinatorics: Boolean Functions, Circuit Synthesis and BDDs in Haskell
We describe Haskell implementations of interesting combinatorial generation algorithms with focus on boolean functions and logic circuit representations. First, a complete exact c...
Paul Tarau
EMSOFT
2001
Springer
14 years 29 days ago
Compiler Optimizations for Adaptive EPIC Processors
Abstract. Advances in VLSI technology have lead to a tremendous increase in the density and number of devices that can be manufactured in a single microchip. One of the interesting...
Krishna V. Palem, Surendranath Talla, Weng-Fai Won...