Sciweavers

291 search results - page 20 / 59
» Worst-case performance analysis of parallel, communicating s...
Sort
View
EACL
2003
ACL Anthology
13 years 9 months ago
Learning Translations of Named-Entity Phrases from Parallel Corpora
We develop a new approach to learning phrase translations from parallel corpora, and show that it performs with very high coverage and accuracy in choosing French translations of ...
Robert C. Moore
ISPASS
2005
IEEE
14 years 1 months ago
Analysis of Network Processing Workloads
Abstract— Network processing is becoming an increasingly important paradigm as the Internet moves towards an architecture with more complex functionality inside the network. Mode...
Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
14 years 24 days ago
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung C...
OOPSLA
2009
Springer
14 years 2 months ago
A concurrent dynamic analysis framework for multicore hardware
Software has spent the bounty of Moore’s law by solving harder problems and exploiting abstractions, such as highlevel languages, virtual machine technology, binary rewritdynami...
Jungwoo Ha, Matthew Arnold, Stephen M. Blackburn, ...
WOSP
2004
ACM
14 years 27 days ago
Early performance testing of distributed software applications
Performance characteristics, such as response time, throughput and scalability, are key quality attributes of distributed applications. Current practice, however, rarely applies s...
Giovanni Denaro, Andrea Polini, Wolfgang Emmerich