Sciweavers

399 search results - page 22 / 80
» XTR Implementation on Reconfigurable Hardware
Sort
View
RSP
2000
IEEE
100views Control Systems» more  RSP 2000»
14 years 19 hour ago
A Hardware Virtual Machine for the Networked Reconfiguration
Networked reconfiguration is an enabling technology for cost effective service deployment and maintenance. A hardware virtual machine to enable this networked reconfigurapresented...
Yajun Ha, Patrick Schaumont, Marc Engels, Serge Ve...
VIP
2001
13 years 9 months ago
High-speed Parameterisable Hough Transform Using Reconfigurable Hardware
Recent developments in reconfigurable hardware technologies have offered high-density high-speed devices with the ability for custom computing whilst maintaining the flexibility o...
Dixon D. S. Deng, Hossam A. ElGindy
FCCM
2011
IEEE
331views VLSI» more  FCCM 2011»
13 years 6 days ago
Synthesis of Platform Architectures from OpenCL Programs
—The problem of automatically generating hardware modules from a high level representation of an application has been at the research forefront in the last few years. In this pap...
Muhsen Owaida, Nikolaos Bellas, Konstantis Dalouka...
FPGA
2006
ACM
98views FPGA» more  FPGA 2006»
14 years 3 days ago
A reconfigurable hardware based embedded scheduler for buffered crossbar switches
In this paper, we propose a new internally buffered crossbar (IBC) switching architecture where the input and output distributed schedulers are embedded inside the crossbar fabric...
Lotfi Mhamdi, Christopher Kachris, Stamatis Vassil...
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
14 years 2 months ago
Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
The discrete wavelet Transform (DWT), as defined by the Image Compression Standard JPEG-2000, is one of the most time-consuming computations which cannot be efficiently executed o...
Sajid Baloch, Tughrul Arslan, Adrian Stoica