Sciweavers

399 search results - page 77 / 80
» XTR Implementation on Reconfigurable Hardware
Sort
View
141
Voted
IPPS
2005
IEEE
15 years 9 months ago
Stream PRAM
Parallel random access memory, or PRAM, is a now venerable model of parallel computation that that still retains its usefulness for the design and analysis of parallel algorithms....
Darrell R. Ulm, Michael Scherger
131
Voted
MSS
2003
IEEE
90views Hardware» more  MSS 2003»
15 years 9 months ago
NSM: A Distributed Storage Architecture for Data-Intensive Applications
: Several solutions have been developed to provide dataintensive applications with the highest possible data rates. Such solutions tried to utilize the available network resources ...
Zeyad Ali, Qutaibah M. Malluhi
135
Voted
FPGA
2003
ACM
116views FPGA» more  FPGA 2003»
15 years 8 months ago
Hardware-assisted simulated annealing with application for fast FPGA placement
To truly exploit FPGAs for rapid turn-around development and prototyping, placement times must be reduced to seconds; latebound, reconfigurable computing applications may demand p...
Michael G. Wrighton, André DeHon
148
Voted
IPPS
1998
IEEE
15 years 8 months ago
A Configurable Computing Approach Towards Real-Time Target Tracking
Traditionally, tracking systems require dedicated hardware to handle the computational demands and input/output rates imposed by real-time video sources. An alternative presented i...
Bharadwaj Pudipeddi, A. Lynn Abbott, Peter M. Atha...
120
Voted
ERSA
2007
86views Hardware» more  ERSA 2007»
15 years 5 months ago
High-Precision BLAS on FPGA-enhanced Computers
The emergence of high-density reconfigurable hardware devices gives scientists and engineers an option to accelerating their numerical computing applications on low-cost but power...
Chuan He, Guan Qin, Richard E. Ewing, Wei Zhao