Sciweavers

1000 search results - page 174 / 200
» Yield-Aware Cache Architectures
Sort
View
ICC
2007
IEEE
122views Communications» more  ICC 2007»
14 years 2 months ago
Seamless Multimedia Broadcasting Over cdma2000 BCMCS Networks
— Recent advances in communication and mobile computing have made it possible for cellular networks and digital broadcasting systems to converge on the basis of their common mult...
Yongwoo Cho, Kyungtae Kang, Heonshik Shin
22
Voted
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 1 months ago
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
Liqun Cheng, Naveen Muralimanohar, Karthik Ramani,...
RTAS
2006
IEEE
14 years 1 months ago
Real-Time Scheduling on Multicore Platforms
Multicore architectures, which have multiple processing units on a single chip, are widely viewed as a way to achieve higher processor performance, given that thermal and power pr...
James H. Anderson, John M. Calandrino, UmaMaheswar...
MICRO
2005
IEEE
107views Hardware» more  MICRO 2005»
14 years 1 months ago
Stream Programming on General-Purpose Processors
— In this paper we investigate mapping stream programs (i.e., programs written in a streaming style for streaming architectures such as Imagine and Raw) onto a general-purpose CP...
Jayanth Gummaraju, Mendel Rosenblum
MICRO
2005
IEEE
170views Hardware» more  MICRO 2005»
14 years 1 months ago
The TM3270 Media-Processor
We present the TM3270 media-processor, the latest TriMedia VLIW processor, tuned to address the performance demands of standard definition video processing, combined with embedded...
Jan-Willem van de Waerdt, Stamatis Vassiliadis, Sa...