Sciweavers

1000 search results - page 182 / 200
» Yield-Aware Cache Architectures
Sort
View
NOCS
2009
IEEE
14 years 2 months ago
Best of both worlds: A bus enhanced NoC (BENoC)
While NoCs are efficient in delivering high throughput point-to-point traffic, their multi-hop operation is too slow for latency sensitive signals. In addition, NoCS are inefficie...
Ran Manevich, Isask'har Walter, Israel Cidon, Avin...
ICEBE
2009
IEEE
147views Business» more  ICEBE 2009»
14 years 2 months ago
The Design and Implementation of Service Reservations in Real-Time SOA
—Service-oriented architecture (SOA) provides the flexibility of dynamically composing business processes in enterprise computing. However, they must be enhanced to support real...
Mark Panahi, Weiran Nie, Kwei-Jay Lin
IPPS
2009
IEEE
14 years 2 months ago
Scalable RDMA performance in PGAS languages
Partitioned Global Address Space (PGAS) languages provide a unique programming model that can span shared-memory multiprocessor (SMP) architectures, distributed memory machines, o...
Montse Farreras, George Almási, Calin Casca...
ISCA
2009
IEEE
214views Hardware» more  ISCA 2009»
14 years 2 months ago
Phastlane: a rapid transit optical routing network
Tens and eventually hundreds of processing cores are projected to be integrated onto future microprocessors, making the global interconnect a key component to achieving scalable c...
Mark J. Cianchetti, Joseph C. Kerekes, David H. Al...
IWMM
2009
Springer
114views Hardware» more  IWMM 2009»
14 years 2 months ago
Scalable support for multithreaded applications on dynamic binary instrumentation systems
Dynamic binary instrumentation systems are used to inject or modify arbitrary instructions in existing binary applications; several such systems have been developed over the past ...
Kim M. Hazelwood, Greg Lueck, Robert Cohn