Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
21
search results - page 5 / 5
»
ddecs 2007
Sort
relevance
views
votes
recent
update
View
thumb
title
31
click to vote
DDECS
2007
IEEE
175
views
Hardware
»
more
DDECS 2007
»
Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair
14 years 5 months ago
Download
www.date.uni-paderborn.de
—An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. A commonly used repair strategy is to equip memories with sp...
Philipp Öhler, Sybille Hellebrand, Hans-Joach...
claim paper
Read More »
« Prev
« First
page 5 / 5
Last »
Next »