Sciweavers

83 search results - page 14 / 17
» ic 2003
Sort
View
ICS
2003
Tsinghua U.
14 years 2 months ago
Estimating cache misses and locality using stack distances
Cache behavior modeling is an important part of modern optimizing compilers. In this paper we present a method to estimate the number of cache misses, at compile time, using a mac...
Calin Cascaval, David A. Padua
ICS
2003
Tsinghua U.
14 years 2 months ago
AEGIS: architecture for tamper-evident and tamper-resistant processing
We describe the architecture for a single-chip aegis processor which can be used to build computing systems secure against both physical and software attacks. Our architecture ass...
G. Edward Suh, Dwaine E. Clarke, Blaise Gassend, M...
ISQED
2003
IEEE
233views Hardware» more  ISQED 2003»
14 years 2 months ago
Active Device under Bond Pad to Save I/O Layout for High-pin-count SOC
To save layout area for electrostatic discharge (ESD) protection design in the SOC era, test chip with large size NMOS devices placed under bond pads has been fabricated in 0.35-Â...
Ming-Dou Ker, Jeng-Jie Peng, Hsin-Chin Jiang
ISCAS
2003
IEEE
107views Hardware» more  ISCAS 2003»
14 years 2 months ago
On chip Gaussian processing for high resolution CMOS image sensors
Spatial image processing chips, known as silicon retinas, are based on the architecture of vertebrate retina and can be mathematically represented as the Laplacian of Gaussian (LO...
Sri Vinayagamoorthy, Richard Hornsey
ICCD
2003
IEEE
141views Hardware» more  ICCD 2003»
14 years 6 months ago
Structured ASICs: Opportunities and Challenges
There is currently a huge gap between the two main technologies used to implement custom digital integrated circuit (IC) designs. At one end of the spectrum are field programmable...
Behrooz Zahiri