Sciweavers

186 search results - page 28 / 38
» isca 2002
Sort
View
ISCA
2002
IEEE
104views Hardware» more  ISCA 2002»
14 years 2 months ago
Using a User-Level Memory Thread for Correlation Prefetching
This paper introduces the idea of using a User-Level Memory Thread (ULMT) for correlation prefetching. In this approach, a user thread runs on a general-purpose processor in main ...
Yan Solihin, Josep Torrellas, Jaejin Lee
ISCA
2002
IEEE
103views Hardware» more  ISCA 2002»
14 years 2 months ago
Efficient Dynamic Scheduling Through Tag Elimination
An increasingly large portion of scheduler latency is derived from the monolithic content addressable memory (CAM) arrays accessed during instruction wakeup. The performance of th...
Dan Ernst, Todd M. Austin
ISCA
2002
IEEE
95views Hardware» more  ISCA 2002»
14 years 2 months ago
An Instruction Set and Microarchitecture for Instruction Level Distributed Processing
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulator...
Ho-Seop Kim, James E. Smith
ISCA
2002
IEEE
82views Hardware» more  ISCA 2002»
14 years 2 months ago
Increasing Processor Performance by Implementing Deeper Pipelines
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
Eric Sprangle, Doug Carmean
ISCAS
2002
IEEE
85views Hardware» more  ISCAS 2002»
14 years 2 months ago
A wide-linear-range subthreshold CMOS transconductor employing the back-gate effect
We present a CMOS circuit that utilizes the back-gate effect to extend the linear range of a subthreshold MOS transconductor. Previous designs of wide-linear-range transconductors...
Reid R. Harrison