Sciweavers

294 search results - page 20 / 59
» isca 2003
Sort
View
ISCAS
2003
IEEE
103views Hardware» more  ISCAS 2003»
14 years 3 months ago
A massively scaleable decoder architecture for low-density parity-check codes
A massively scalable architecture for decoding low-density parity-check codes is presented in this paper. This novel architecture uses hardware scaling and memory partitioning to ...
Anand Selvarathinam, Gwan Choi, Krishna Narayanan,...
ISCAS
2003
IEEE
97views Hardware» more  ISCAS 2003»
14 years 3 months ago
A CMOS neural oscillator using negative resistance
2. COUPLED OSCILLATOR USING TRANSCONDUCTORS A CMOS neural oscillator using negative resistance has An ideal coupled oscillator using two operational been designed and fabricated i...
Han Jung Song, John G. Harris
ISCAS
2003
IEEE
82views Hardware» more  ISCAS 2003»
14 years 3 months ago
A hyperchaotic circuit family including a dependent switched capacitor
This paper studies simple hyperchaotic circuits consisting of one linear 3-port voltage-controlled current source (ab. VCCS), two linear capacitors and one dependent switched capa...
Yusuke Takahashi, Hidehiro Nakano, Toshimichi Sait...
ISCAS
2003
IEEE
102views Hardware» more  ISCAS 2003»
14 years 3 months ago
Bifurcation analysis of a power-factor-correction boost converter: uncovering fast-scale instability
Bifurcation analysis is performed to a power-factor-correction (PFC) boost converter to examine the fast-scale instability problem. Computer simulations and analysis reveal the po...
C. K. Michael Tse, Octavian Dranga, Herbert H. C. ...
ISCAS
2003
IEEE
107views Hardware» more  ISCAS 2003»
14 years 3 months ago
Optimal adaptive parallel diagnosis for arrays
We consider adaptive fault diagnosis for array multiprocessor systems. We show that three testing rounds are necessary and sufficient for adaptive parallel diagnosis of an Nproce...
Toshinori Yamada, Kumiko Nomura, Shuichi Ueno