Sciweavers

354 search results - page 39 / 71
» iscas 2005
Sort
View
ISCAS
2005
IEEE
138views Hardware» more  ISCAS 2005»
14 years 1 months ago
A low spur fractional-N frequency synthesizer architecture
— A new architecture of a fractional-N phase-locked loop (PLL) frequency synthesizer is presented in this paper. The unique feature of the proposed frequency synthesizer is a loo...
Volodymyr Kratyuk, Pavan Kumar Hanumolu, Un-Ku Moo...
ISCAS
2005
IEEE
108views Hardware» more  ISCAS 2005»
14 years 1 months ago
A frequency synthesizer using two different delay feedbacks
— A phase-locked loop (PLL) with two different delay feedback paths is presented. It provides a new approach to minimize the dead zone, jitter accumulation, long settling time an...
Chien-Hung Kuo, Yi-Shun Shih
ISCAS
2005
IEEE
114views Hardware» more  ISCAS 2005»
14 years 1 months ago
Self-organized cortical map formation by guiding connections
We describe an algorithm for self-organizing connections from a source array to a target array of neurons that is inspired by neural growth cone guidance. Each source neuron proje...
Stanley Y. M. Lam, Bertram Emil Shi, Kwabena Boahe...
ISCAS
2005
IEEE
137views Hardware» more  ISCAS 2005»
14 years 1 months ago
ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure
—This paper presents a new electrostatic discharge (ESD) protection design for input/output (I/O) cells with embedded silicon-controlled rectifier (SCR) structure as power-rail E...
Kun-Hsien Lin, Ming-Dou Ker
ISCAS
2005
IEEE
103views Hardware» more  ISCAS 2005»
14 years 1 months ago
A subtle link in switched dynamical systems: saddle-node bifurcation meets border collision
— Switched dynamical systems are known to exhibit border collision, in which a particular operation is terminated and a new operation is assumed as one or more parameters are var...
Yue Ma, Hiroshi Kawakami, Chi K. Michael Tse, Taku...