Sciweavers

1075 search results - page 159 / 215
» simulation 2002
Sort
View
IPPS
2002
IEEE
14 years 1 months ago
On Reliable and Scalable Peer-to-Peer Web Document Sharing
We propose a peer-to-peer Web document sharing technique, called “Browsers-Aware Proxy Server”. In this design, a proxy server connecting to a group of networked clients maint...
Li Xiao, Xiaodong Zhang, Zhichen Xu
ISCA
2002
IEEE
127views Hardware» more  ISCA 2002»
14 years 1 months ago
The Optimum Pipeline Depth for a Microprocessor
The impact of pipeline length on the performance of a microprocessor is explored both theoretically and by simulation. An analytical theory is presented that shows two opposing ar...
Allan Hartstein, Thomas R. Puzak
ISCA
2002
IEEE
123views Hardware» more  ISCA 2002»
14 years 1 months ago
Going the Distance for TLB Prefetching: An Application-Driven Study
The importance of the Translation Lookaside Buffer (TLB) on system performance is well known. There have been numerous prior efforts addressing TLB design issues for cutting down ...
Gokul B. Kandiraju, Anand Sivasubramaniam
ISCA
2002
IEEE
95views Hardware» more  ISCA 2002»
14 years 1 months ago
An Instruction Set and Microarchitecture for Instruction Level Distributed Processing
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulator...
Ho-Seop Kim, James E. Smith
ISCA
2002
IEEE
80views Hardware» more  ISCA 2002»
14 years 1 months ago
A Large, Fast Instruction Window for Tolerating Cache Misses
Instruction window size is an important design parameter for many modern processors. Large instruction windows offer the potential advantage of exposing large amounts of instructi...
Alvin R. Lebeck, Tong Li, Eric Rotenberg, Jinson K...