Sciweavers

24 search results - page 4 / 5
» wcet 2010
Sort
View
133
Voted
WCET
2010
15 years 1 months ago
A Code Policy Guaranteeing Fully Automated Path Analysis
Calculating the worst-case execution time (WCET) of real-time tasks is still a tedious job. Programmers are required to provide additional information on the program flow, analyzi...
Benedikt Huber, Peter P. Puschner
118
Voted
WCET
2010
15 years 1 months ago
Toward Precise PLRU Cache Analysis
Schedulability analysis for hard real-time systems requires bounds on the execution times of its tasks. To obtain useful bounds in the presence of caches, cache analysis is mandat...
Daniel Grund, Jan Reineke
125
Voted
DATE
2010
IEEE
107views Hardware» more  DATE 2010»
15 years 8 months ago
Worst case delay analysis for memory interference in multicore systems
Abstract—Employing COTS components in real-time embedded systems leads to timing challenges. When multiple CPU cores and DMA peripherals run simultaneously, contention for access...
Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia...
191
Voted
WCET
2010
15 years 1 months ago
Bounding the Effects of Resource Access Protocols on Cache Behavior
The assumption of task independence has long been consubstantial with the formulation of many schedulability analysis techniques. That assumption is evidently advantageous for the...
Enrico Mezzetti, Marco Panunzio, Tullio Vardanega
144
Voted
ARCS
2010
Springer
15 years 10 months ago
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT
This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-ti...
Jörg Mische, Irakli Guliashvili, Sascha Uhrig...