Sciweavers

ASYNC
1998
IEEE
100views Hardware» more  ASYNC 1998»
14 years 4 months ago
An Implicit Method for Hazard-Free Two-Level Logic Minimization
None of the available minimizers for exact 2-level hazard-free logic minimization can synthesize very large circuits. This limitation has forced researchers to resort to heuristic...
Michael Theobald, Steven M. Nowick