Sciweavers

MICRO
2009
IEEE
178views Hardware» more  MICRO 2009»
14 years 5 months ago
Improving cache lifetime reliability at ultra-low voltages
Voltage scaling is one of the most effective mechanisms to reduce microprocessor power consumption. However, the increased severity of manufacturing-induced parameter variations a...
Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerso...
MICRO
2009
IEEE
326views Hardware» more  MICRO 2009»
14 years 5 months ago
DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage
Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make app...
Changhee Jung, Nathan Clark
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
14 years 5 months ago
Application-aware prioritization mechanisms for on-chip networks
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chi...
MICRO
2009
IEEE
120views Hardware» more  MICRO 2009»
14 years 5 months ago
Reducing peak power with a table-driven adaptive processor core
The increasing power dissipation of current processors and processor cores constrains design options, increases packaging and cooling costs, increases power delivery costs, and de...
Vasileios Kontorinis, Amirali Shayan, Dean M. Tull...
MICRO
2009
IEEE
129views Hardware» more  MICRO 2009»
14 years 5 months ago
In-network coherence filtering: snoopy coherence without broadcasts
With transistor miniaturization leading to an abundance of on-chip resources and uniprocessor designs providing diminishing returns, the industry has moved beyond single-core micr...
Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
14 years 5 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan
MICRO
2009
IEEE
115views Hardware» more  MICRO 2009»
14 years 5 months ago
SHARP control: controlled shared cache management in chip multiprocessors
Shekhar Srikantaiah, Mahmut T. Kandemir, Qian Wang
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
14 years 5 months ago
EazyHTM: eager-lazy hardware transactional memory
Transactional Memory aims to provide a programming model that makes parallel programming easier. Hardware implementations of transactional memory (HTM) suffer from fewer overhead...
Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulka...
MICRO
2009
IEEE
122views Hardware» more  MICRO 2009»
14 years 5 months ago
Characterizing the resource-sharing levels in the UltraSPARC T2 processor
Vladimir Cakarevic, Petar Radojkovic, Javier Verd&...
MICRO
2009
IEEE
120views Hardware» more  MICRO 2009»
14 years 5 months ago
Offline symbolic analysis for multi-processor execution replay
Dongyoon Lee, Mahmoud Said, Satish Narayanasamy, Z...