Sciweavers

CODES
2000
IEEE
14 years 10 days ago
Extended design reuse trade-offs in hardware-software architecture mapping
In the design of embedded systems-on-chip, the success of a product generation depends on the exibility to accommodate future design changes. This requirement in uences the hardwa...
Frederik Vermeulen, Francky Catthoor, Diederik Ver...
CODES
2000
IEEE
14 years 10 days ago
Program path analysis to bound cache-related preemption delay in preemptive real-time systems
ÍÒÔÖ Ø Ð Ú ÓÖ Ó Ñ ÑÓÖÝ Ñ × Ø Æ ÙÐØ ØÓ ×Ø Ø ÐÐÝ Ò ÐÝÞ Ø ÛÓÖ×ع × Ô Ö ÓÖÑ Ò Ó Ö Ð¹Ø Ñ ×Ý×Ø Ñ׺ Ì × ÔÖÓ Ð Ñ × Ü ...
Hiroyuki Tomiyama, Nikil D. Dutt
CODES
2000
IEEE
14 years 10 days ago
Task response time optimization using cost-based operation motion
We present a technique for task response time improvement based on the concept of code motion from the software domain. Relaxed Operation Motion (ROM) is a simple yet powerful app...
Bassam Tabbara, Abdallah Tabbara, Alberto L. Sangi...
CODES
2000
IEEE
14 years 10 days ago
Towards a new standard for system-level design
—Huge new design challenges for system-on-chip (SoC) are the result of decreasing time-to-market coupled with rapidly increasing gate counts and embedded software representing 50...
Stan Y. Liao
CODES
2000
IEEE
14 years 10 days ago
Performance estimation for embedded systems with data and control dependencies
In this paper we present an approach to performance estimation for hard real-time systems. We consider architectures consisting of multiple processors. The scheduling policy is ba...
Paul Pop, Petru Eles, Zebo Peng
CODES
2000
IEEE
14 years 10 days ago
Co-design of interleaved memory systems
Memory interleaving is a cost-efficient approach to increase bandwidth. Improving data access locality and reducing memory access conflicts are two important aspects to achieve hi...
Hua Lin, Wayne Wolf
CODES
2000
IEEE
14 years 10 days ago
Automatic test bench generation for simulation-based validation
In current design practice synthesis tools play a key role, letting designers to concentrate on the specificationof the system being designed by carrying out repetitive tasks such...
Marcello Lajolo, Luciano Lavagno, Maurizio Rebaude...
CODES
2000
IEEE
14 years 10 days ago
Frequency interleaving as a codesign scheduling paradigm
Frequency interleaving is introduced as a means of conceptualizing and co-scheduling hardware and software behaviors so that software models with conceptually unbounded state and ...
JoAnn M. Paul, Simon N. Peffers, Donald E. Thomas
CODES
2000
IEEE
14 years 10 days ago
Storage requirement estimation for data intensive applications with partially fixed execution ordering
In this paper, we propose a novel storage requirement estimation methodology for use in the early system design phases when the data transfer ordering is only partly fixed. At tha...
Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. ...
CODES
2000
IEEE
14 years 10 days ago
Compaan: deriving process networks from Matlab for embedded signal processing architectures
This paperpresents the Compaantool that automatically transforms a nestedloopprogram written in Matlab into a processnetwork specification. The processnetworkmodelof computation...
Bart Kienhuis, Edwin Rijpkema, Ed F. Deprettere