Sciweavers

ISSS
1997
IEEE
102views Hardware» more  ISSS 1997»
14 years 4 months ago
An Efficient Model for DSP Code Generation: Performance, Code Size, Estimated Energy
This paper presents a model for simultaneous instruction selection, compaction, and register allocation. An arc mapping model along with logical propositions is used to create an ...
Catherine H. Gebotys