An Efficient Model for DSP Code Generation: Performance, Code Size, Estimated Energy

This paper presents a model for simultaneous instruction selection, compaction, and register allocation. An arc mapping model along with logical propositions is used to create an optimization model. Code is generated in fast cpu times and is optimized for minimum code size, maximum performance or estimated energy dissipation. Code generated for realistic DSP applications provide perfor

• Type: Conference
• Year: 1997
• Where: ISSS
• Authors: Catherine H. Gebotys
• Keywords: Arc Mapping Model, Hardware, ISSS 1997, Minimum Code Size, Simultaneous Instruction Selection