Sciweavers

ARCS
2010
Springer
14 years 20 days ago
A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics
Processor speed and available computing power constantly increases, enabling computation of more and more complex problems such as numerical simulations of physical processes. In t...
Fabian Nowak, Rainer Buchty
ARCS
2010
Springer
14 years 3 months ago
A Hierarchical Distributed Control for Power and Performances Optimization of Embedded Systems
Power and resource management are key goals for the success of modern battery-supplied multimedia devices. This kind of devices are usually based on SoCs with a wide range of subsy...
Patrick Bellasi, William Fornaciari, David Siorpae...
ARCS
2010
Springer
14 years 5 months ago
Complexity-Effective Rename Table Design for Rapid Speculation Recovery
Register renaming is a widely used technique to remove false data dependencies in contemporary superscalar microprocessors. The register rename logic includes a mapping table that ...
Görkem Asilioglu, Emine Merve Kaya, Oguz Ergi...
ARCS
2010
Springer
14 years 5 months ago
MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance
Pavlos Petoumenos, Georgia Psychou, Stefanos Kaxir...
ARCS
2010
Springer
14 years 5 months ago
Compiler-Directed Performance Model Construction for Parallel Programs
Martin Schindewolf, David Kramer, Marcelo Cintra
ARCS
2010
Springer
14 years 7 months ago
Exploiting Inactive Rename Slots for Detecting Soft Errors
Register renaming is a widely used technique to remove false data dependencies in superscalar datapaths. Rename logic consists of a table that holds a physical register mapping for...
Mehmet Kayaalp, Oguz Ergin, Osman S. Ünsal, M...
ARCS
2010
Springer
14 years 7 months ago
The JoSchKa System: Organic Job Distribution in Heterogeneous and Unreliable Environments
Abstract. This paper describes a job distribution system which focuses on standard desktop worker nodes in inhomogeneous and unreliable environments. The system is suited for gener...
Matthias Bonn, Hartmut Schmeck
ARCS
2010
Springer
14 years 7 months ago
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT
This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-ti...
Jörg Mische, Irakli Guliashvili, Sascha Uhrig...
ARCS
2010
Springer
14 years 7 months ago
JetBench: An Open Source Real-time Multiprocessor Benchmark
Muhammad Yasir Qadri, Dorian Matichard, Klaus D. M...