Sciweavers

DATE
2009
IEEE
138views Hardware» more  DATE 2009»
14 years 6 months ago
Hardware/software co-design architecture for thermal management of chip multiprocessors
—The sustained push for performance, transistor count, and instruction level parallelism has reached a point where chip level power density issues are at the forefront of design ...
Omer Khan, Sandip Kundu