Sciweavers

    DAC
    1990
    ACM
    86views Computer Architecture» more  DAC 1990»
    Sequential Circuit Verification Using Symbolic Model Checking
    14 years 5 months ago
    Sequential Circuit Verification Using Symbolic Model Checking
    Download  www.cadence.com
    Jerry R. Burch, Edmund M. Clarke, Kenneth L. McMil...
    claim paper
    Read More »
    DAC
    1989
    ACM
    181views Computer Architecture» more  DAC 1989»
    Scheduling and Binding Algorithms for High-Level Synthesis
    14 years 5 months ago
    Scheduling and Binding Algorithms for High-Level Synthesis
    Download  homepages.cae.wisc.edu
    - New algorithms for high-level synthesis are presented. The first performs scheduling under hardware resource constraints and improves on commonly used list scheduling techniques ...
    Pierre G. Paulin, John P. Knight
    claim paper
    Read More »
    DAC
    1989
    ACM
    173views Computer Architecture» more  DAC 1989»
    Fast Hypergraph Partition
    14 years 5 months ago
    Fast Hypergraph Partition
    Download  vlsicad.ucsd.edu
    We present a new 0 (n2) heuristic for hypergraph min-cut bipartitioning, an important problem in circuit placement. Fastest previous methods for this problem are O(n2 log n). Our ...
    Andrew B. Kahng
    claim paper
    Read More »
    DAC
    1989
    ACM
    154views Computer Architecture» more  DAC 1989»
    A New Approach to the Rectilinear Steiner Tree Problem
    14 years 5 months ago
    A New Approach to the Rectilinear Steiner Tree Problem
    Download  users.ece.utexas.edu
    : We discuss a new approach to constructing the rectilinear Steiner tree (RST) of a given set of points in the plane, starting from a minimum spanning tree (MST). The main idea in ...
    Jan-Ming Ho, Gopalakrishnan Vijayan, C. K. Wong
    claim paper
    Read More »
    DAC
    1989
    ACM
    272views Computer Architecture» more  DAC 1989»
    Computing Signal Delay in General RC Networks by Tree/Link Partitioning
    14 years 5 months ago
    Computing Signal Delay in General RC Networks by Tree/Link Partitioning
    Download  users.soe.ucsc.edu
    Pak K. Chan, Kevin Karplus
    claim paper
    Read More »
    DAC
    1989
    ACM
    116views Computer Architecture» more  DAC 1989»
    Special Purpose Architecture for Accelerating Bitmap DRC
    14 years 5 months ago
    Special Purpose Architecture for Accelerating Bitmap DRC
    Download  eprints.iisc.ernet.in
    In this paper we propose algorithms for performing DRC on a bitmapped layout altd developspecial purpose architecture for its implementation. we Use window scan method, with flexib...
    Narasimha B. Bhat, S. K. Nandy
    claim paper
    Read More »
    DAC
    1992
    ACM
    113views Computer Architecture» more  DAC 1992»
    On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits
    14 years 5 months ago
    On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits
    Download  muah.knu.ac.kr
    Dong-Ho Lee, Sudhakar M. Reddy
    claim paper
    Read More »
    DAC
    1992
    ACM
    139views Computer Architecture» more  DAC 1992»
    Synthesis from Production-Based Specifications
    14 years 5 months ago
    Synthesis from Production-Based Specifications
    Download  bears.ece.ucsb.edu
    This paper describes a model for, and an implementation of, production-based synthesis of hardware description language (HDL) code in which the overall structure of the resultant ...
    Andrew Seawright, Forrest Brewer
    claim paper
    Read More »
    DAC
    1992
    ACM
    81views Computer Architecture» more  DAC 1992»
    Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics
    14 years 5 months ago
    Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics
    Download  www.rle.mit.edu
    Keith Nabors, Jacob White
    claim paper
    Read More »
    DAC
    1992
    ACM
    93views Computer Architecture» more  DAC 1992»
    SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits
    14 years 5 months ago
    SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits
    Download  poisson.usc.edu
    Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer
    claim paper
    Read More »
    « first‹ previous…333435363738394041…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.