Sciweavers

IWNAS
2006
IEEE
14 years 5 months ago
A Fast Read/Write Process to Reduce RDMA Communication Latency
RDMA reduces network latency by eliminating unnecessary copies from network interface cards to application buffers, but how to reduce memory registration cost is a challenge. Prev...
Li Ou, Jizhong Han
ISCAS
2007
IEEE
138views Hardware» more  ISCAS 2007»
14 years 5 months ago
A High-Speed Delta-Sigma Modulator with Relaxed DEM Timing Requirement
Abstract—This paper presents a high-speed digital feedforward Delta-Sigma Modulator which relaxes timing requirement for the Dynamic Element Matching (DEM) algorithm. By making t...
Sunwoo Kwon, Un-Ku Moon