Sciweavers

CDES
2009
87views Hardware» more  CDES 2009»
14 years 20 days ago
Delay-Insensitive Ternary Logic
This paper develops a delay-insensitive (DI) digital design paradigm that utilizes ternary logic as an alternative to dual-rail logic for encoding the DATA and NULL states. This ne...
Ravi Sankar Parameswaran Nair, Scott C. Smith, Jia...