Sciweavers

ERSA
2008
92views Hardware» more  ERSA 2008»
13 years 9 months ago
Implementation of a Multi-Context FPGA Based on Flexible-Context-Partitioning
This paper presents a novel architecture to increase the hardware utilization in multi-context field programmable gate arrays (MC-FPGAs). Conventional MC-FPGAs use dedicated tracks...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
ERSA
2008
103views Hardware» more  ERSA 2008»
13 years 9 months ago
A Hardware Accelerator for k-th Nearest Neighbor Thinning
This paper presents an accelerator for k-th nearest neighbor thinning, a run time intensive algorithmic kernel used in recent multi-objective optimizers. We discuss the thinning al...
Tobias Schumacher, Robert Meiche, Paul Kaufmann, E...
ERSA
2008
118views Hardware» more  ERSA 2008»
13 years 9 months ago
A Framework to Improve IP Portability on Reconfigurable Computers
- This paper presents a framework that improves the portability and ease-of-use issues of current Reconfigurable Computers (RCs). These two drawbacks should be solved in order for ...
Miaoqing Huang, Ivan Gonzalez, Sergio López...
ERSA
2008
200views Hardware» more  ERSA 2008»
13 years 9 months ago
Fast Real-Time LIDAR Processing on FPGAs
Kuei-Tsung Shih, Arjun Balachandran, Karthik Nagar...
ERSA
2008
130views Hardware» more  ERSA 2008»
13 years 9 months ago
Evaluation of MuCCRA-D: A Dynamically Reconfigurable Processor with Directly Interconnected PEs
Coarse-grained dynamically reconfigurable processor arrays (DRPAs) have been received an attention as a flexible and efficient off-loading engine for various types of System-on-Ch...
Masaru Kato, Yohei Hasegawa, Hideharu Amano
ERSA
2008
185views Hardware» more  ERSA 2008»
13 years 9 months ago
Design Framework for Partial Run-Time FPGA Reconfiguration
Partial reconfiguration (PR) reveals many opportunities for integration into FPGA design for potential system optimizations such as reduced area, increased performance, and increa...
Chris Conger, Ann Gordon-Ross, Alan D. George
ERSA
2008
105views Hardware» more  ERSA 2008»
13 years 9 months ago
Design Productivity for Configurable Computing
goes here.
Brent E. Nelson, Michael J. Wirthlin, Brad L. Hutc...
ERSA
2008
105views Hardware» more  ERSA 2008»
13 years 9 months ago
Dynamically Reconfigurable FFTs for Cognitive Radio on a Multiprocessor Platform
Multiprocessor platforms have been proposed as an enabling technology for Cognitive Radio. In this paper, we explore various FFT implementations on a multiprocessor prototype platf...
Qiwei Zhang, Karel Walters, André B. J. Kok...
ERSA
2008
145views Hardware» more  ERSA 2008»
13 years 9 months ago
Multicore Devices: A New Generation of Reconfigurable Architectures
For two decades, reconfigurable computing systems have provided an attractive alternative to fixed hardware solutions. Reconfigurable computing systems have demonstrated the low c...
Steven A. Guccione
ERSA
2008
93views Hardware» more  ERSA 2008»
13 years 9 months ago
Multiparadigm Computing for Space-Based Synthetic Aperture Radar
Projected computational requirements for future space missions are outpacing technologies and trends in conventional embedded microprocessors. In order to meet the necessary levels...
Adam Jacobs, Grzegorz Cieslewski, Casey Reardon, A...