Sciweavers

FCCM
1997
IEEE
103views VLSI» more  FCCM 1997»
14 years 3 months ago
An FPGA architecture for DRAM-based systolic computations
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
Norman Margolus