Sciweavers

DDECS
2009
IEEE
106views Hardware» more  DDECS 2009»
14 years 5 months ago
Forward and backward guarding in early output logic
—Quasi Delay Insensitive asynchronous logic is a very robust system allowing safe implementations while requiring minimal timing assumptions. Unfortunately the design methodologi...
Charlie Brej, Doug Edwards