Sciweavers

MICRO
2008
IEEE
121views Hardware» more  MICRO 2008»
14 years 1 months ago
Temporal instruction fetch streaming
—L1 instruction-cache misses pose a critical performance bottleneck in commercial server workloads. Cache access latency constraints preclude L1 instruction caches large enough t...
Michael Ferdman, Thomas F. Wenisch, Anastasia Aila...