Sciweavers

ICCAD
2003
IEEE
119views Hardware» more  ICCAD 2003»
14 years 8 months ago
Analytical Bound for Unwanted Clock Skew due to Wire Width Variation
Under modern VLSI technology, process variations greatly affect circuit performance, especially clock skew which is very timing sensitive. Unwanted skew due to process variation f...
Anand Rajaram, Bing Lu, Wei Guo, Rabi N. Mahapatra...