Sciweavers

    ISVLSI
    2002
    IEEE
    91views VLSI» more  ISVLSI 2002»
    Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
    15 years 10 months ago
    Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
    Download  www.ece.msstate.edu
    J. W. Bruce, Mitchell A. Thornton, L. Shivakumarai...
    claim paper
    Read More »
    142
    Voted
    ISVLSI
    2002
    IEEE
    129views VLSI» more  ISVLSI 2002»
    Accelerating Retiming Under the Coupled-Edge Timing Model
    15 years 10 months ago
    Accelerating Retiming Under the Coupled-Edge Timing Model
    Download  eis.eit.uni-kl.de
    Retiming has been shown to be a powerful technique for improving the performance of synchronous circuits. However, even though retiming algorithms of polynomial time complexity ha...
    Ingmar Neumann, Kolja Sulimma, Wolfgang Kunz
    claim paper
    Read More »
    « first‹ previous12
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.