Sciweavers

ICFP
2010
ACM
14 years 18 days ago
The reduceron reconfigured
The leading implementations of graph reduction all target conventional processors designed for low-level imperative execution. In this paper, we present a processor specially desi...
Matthew Naylor, Colin Runciman