Sciweavers

EURODAC
1994
IEEE
130views VHDL» more  EURODAC 1994»
14 years 3 months ago
Modeling shared variables in VHDL
A set of concurrent processes communicating through shared variables is an often used model for hardware systems. This paper presents three modeling techniques for representing su...
Jan Madsen, Jens P. Brage